We describe algorithms for the determination of fast movement strategies for a step-and-scan wafer stepper, a device that is used for the photolithographic processing of integrated circuits. The proposed solution strategy consists of two parts. First, we determine the maximum number of congruent rectangular chips that can be packed on a wafer, subject to the restriction that the chips are placed in a rectangular grid. Second, we find fast movement strategies for scanning all chips of a given packing, given the mechanical restrictions of the wafer stepper. The corresponding combinatorial optimization problem is formulated as a generalized asymmetric traveling salesman problem. We show how feasible scan strategies are determined, and how these strategies are improved by local search techniques, such as iterative improvement based on 2-and 3-exchanges, and simulated annealing based on 2-exchanges.
Introduction
Photolithography plays an important role in the production of integrated circuits ( IC's). With this technique patterns are transferred to a disc of semiconducting material (a wafer). The opto-mechanical system which executes this process is referred to as a wafer stepper (IEC, 1984) .
We consider a special type of wafer stepper that operates according to the step-andscan protocol (Buckley and Karatzas, 1989 ). An illumination system produces a slit of light, which is projected onto a semi-transparent mask, the reticle. The light that ®lters through exposes a small portion of the photoresist-coated wafer (see Figure 1 ). For a correct reticle pattern transference, the reticle has to be passed under the slit of light while at the same time the wafer is moved in the opposite direction. After the complete reticle has been scanned, the wafer and the reticle are stepped to the positions required for a next exposure. The order in which parts of the wafer are scanned and the scanning directions constitute the so-called scan strategy. In this paper we show how to ®nd near-optimal scan strategies. A scan strategy is considered to be optimal if it maximizes the throughput of chips. In Section 2 we determine the maximum number of chips that can be placed on a wafer. An algorithm for computing the total processing time of a scan strategy is described in Section 3. In Section 4 we formulate the search for optimal movement strategies as a generalized asymmetric traveling salesman problem. Methods for determining a feasible scan strategy are described and algorithms are given to improve given strategies. These are iterative improvement algorithms based on 2-and 3-exchanges, and a simulated annealing algorithm based on 2-exchanges. We present some examples in Section 5 and give conclusions in Section 6.
Packing chips on a wafer
In designing a scan strategy that maximizes the throughput, one faces two coupled problems. First, the chips have to be placed on the wafer, and second, an optimal scan strategy for this particular arrangement of chips must be found. In theory these two problems have to be considered simultaneously, because it is possible that an arrangement with a few chips admits a very fast scan strategy, which in the end maximizes the total throughput. In practice, however, a large part of the processing time of a wafer is taken up by the loading and the alignment of the wafer. A maximum throughput can therefore only be achieved when the number of chips on the wafer is maximized. Consequently, we will treat the two problems separately.
In this section we consider the problem of ®nding a maximum packing. Technical requirements restrict us to packings in which the chips are arranged in a rectangular lattice. The corresponding mathematical problem is described as follows. Let C be a circular disc with radius r in the Euclidean two-space. A lattice packing in C is a collection of congruent rectangles forming part of the rectangular grid with grid constants Áx and Áy such that all rectangles are contained in C. The maximum number of rectangles of such a packing of C is denoted by NCY ÁxY Áy. The problem is to calculate NCY ÁxY Áy for given rY Áx, and Áy.
No simple formulas for NCY ÁxY Áy exist. Approximations have been derived (Ferris-Prabhu, 1989 ). Since we are only interested in relatively small numbers of rectangles, we will describe a polynomial-time algorithm that is guaranteed to generate a maximal lattice packing. The algorithm is based on the following more general theorem. THEOREM 1. Let g be a convex, compact subset of IR 2 with a non-empty interior. Then there is a maximal lattice packing of congruent rectangles in g that has at least two points in common with the boundary dg of g. translated such that this point is on dg and all points of P 0 remain in g. The convexity implies that all rectangles of the translated packing are also in g. Now suppose that exactly one point p 0 P P 0 lies in dg. The boundary of any convex, compact subset of IR 2 is recti®able (Busemann, 1958) , so we can ®nd a parameterization k X 0Y 1 3 dg of dg such that k0 k1 p 0 .
Let T b denote a translation over b. For any p P P 0 Y p T p 0 there is a minimal t p , 0 t p 1, such that T kt p À p 0 p P dg. This can be seen as follows. Let the Euclidean inner product be denoted by hÁY Ái. As dg is compact and x U 3 hxY p 0 À pi is continuous, there is a t 1 P 0Y 1 such that
Since g is convex, the above inequality is also true for all x P g. Now as p T p 0 ,
This implies that T kt 1 À p 0 p is not in g. From continuity it follows that there is a minimal t p ! 0 such that T kt p Àp 0 p P dg.
Let t Ã min p P P 0 n p 0 t p . Then T kt Ã À p 0 P 0 has at least two points in common with dg. Therefore, T kt Ã À p 0 P is a lattice packing in g that shares at least two points with dg.
& By Theorem 1 we know that for the determination of a maximum lattice packing of C we need only consider packings that have at least two points in common with dC. The idea behind the algorithm is to generate all these packings. Let P be a lattice packing of C that shares at least two points with dC, and let the origin O and p 1 Y p 2 be these two points. Let M be the center of C. Since both O and p 1 Y p 2 are vertices of a rectangle from the packing, we may write p 1 Y p 2 kÁxY lÁy for some kY l P Due to the symmetry with respect to the horizontal and the vertical axes through M we may assume that kY l P IN f0gX
The two possible positions of M m 1 Y m 2 are given by: For any circular disc C ®xed in the Euclidean plane, let N H C denote the number of rectangles within C. This number can be simply computed by calculating for each x-value $ kÁx, the number of y-values lÁy, for which the point $Y lies within C. From these numbers the number of rectangles within C can easily be determined. The computation can be carried out in a number of steps, bounded by minf2raÁxY 2raÁyg.
We determine NCY ÁxY Áy as follows:
as the number of rectangles inside the disc is linearly proportional to the disc area.
Notice that the number of kY l combinations over which the maximum is taken is of the same order. As the computational complexity of computing N H is only the square root of this number, the total amount of work required by the algorithm is ONCY ÁxY Áy 1X5 .
So far, we have interpreted the wafer as a perfect disc, but in reality it is truncated. However, a slightly modi®ed application of the proof of Theorem 1 shows that again we may restrict ourselves to lattice packings with two vertices on the circular edge. Figure 2 shows an example of a maximum packing found for a truncated disc. Another point that we have left aside is the fact that for calibration and exact positioning of the wafer two alignment marks are etched on the disc. The chips in which the alignment marks are put cannot be used for IC production.
3 Processing time of a strategy 3.1 Introduction With the algorithm described in Section 2 we have found a maximum packing P f c i j i 1Y 2Y F F F Y N g of N usable chips. Next, our purpose is to determine a timeoptimal scan strategy for P. The computation of the total time required to carry out a given scan strategy involves the solution of a non-trivial optimal control problem, which is considered in this section.
A scan strategy is represented by a triple AY %Y D, where A represents the alignment mark from which the scanning process starts, % P S n is a permutation indicating the order in which the chips are scanned (% i j if c j is the ith chip to be scanned), and D X P 3 fÀ1Y 1g denotes the scan direction of the chips (Dc i 1 if and only if chip c i is scanned in the positive x-direction). The jth scan is denoted by ' j and involves the scanning of c % j .
The time required for the execution of a scan strategy for a given packing P consists of two components. First, some time is needed for the actual scanning of the chips. This time does not depend on the scan strategy, since all chips are scanned exactly once, and at a constant velocity. Second, some time is taken up by the movements of the wafer and the reticle between the scans of the individual chips. Both the wafer and the reticle need to be at the right positions and have the correct velocities at the start of a scan. The latter time strongly depends on the scan strategy.
Between two subsequent scans there are three independent movements to consider: the movements of the wafer in the x-and y-directions, respectively, and the movement of the reticle in the x-direction. Determination of the minimum time needed for each of these three movements constitutes a one-dimensional optimal control problem, the solution of which is given in the next subsection.
One-dimensional problems
Consider the movements of the wafer and the reticle before a scan. Initially, the velocity of the reticle has to be uniform and equal to its scan velocity v scanYr . At the same time the velocity of the wafer needs to be uniform and zero in the y-direction, and uniform and equal to v scanYwx Àv scanYr a" in the x-direction, " being the magni®cation factor of the lens.
To determine the minimum time required for the movements of the wafer in the xand y-directions and for the movement of the reticle, we need to solve the following one-dimensional problem from mechanics: Consider the one-dimensional motion of an object, where 9t denotes the position of the object at time t. Let vt denote the velocity of the object, de®ned by vt X 9t, where the dot represents the ®rst-order derivative. Furthermore, let at X vt denote the acceleration, and jt X at the jerk of the object. Suppose that the mechanical system restricts the ranges of v, a, and j by jvtj V, jatj A, and j jtj J, for all t, where VY A and J are given parameters. What is the minimum time necessary for the object to cover a distance d if its start velocity v begin and end velocity v end are given and uniform, with jv begin j V and jv end j V ? Stating the problem more precisely: what is the minimum value for T, for which there exists a function 9 X 0Y T 3 IR with 90 0 and 9T d, satisfying the above restrictions?
There are two possible scenarios in which the minimum time is achieved: either the maximum velocity v max reached during the motion is equal to velocity bound V, or v max is smaller than V. Note that at the moment that v max is reached the velocity must be uniform. If v max V, then the motion can be described as follows. First the velocity is increased as fast as possible from v begin to V. Then the velocity is kept equal to V as long as possible. Finally, as late as possible the velocity is decreased as fast as possible from V to v end .
In case v max`V , we can describe the motion as follows: ®rst the velocity is increased as fast as possible from v begin to v max v begin v max`V , after which the velocity is reduced as quickly as possible from v max to v end .
We ®rst determine the minimum time necessary to accelerate the object's movement from a uniform velocity v 1 to a uniform velocity v 2 . Without loss of generality we assume that ÀV v 1 v 2 V. The motion that attains this minimum time can be described as follows: ®rst the maximum jerk is exerted during a time T 1 , then the jerk is kept equal to zero for a time T 2 , and ®nally it is put at À J for a time T 3 . Note that if during the motion the acceleration bound A is not reached, then T 2 is equal to zero. We denote the total required time by T T 1 T 2 T 3 X Let x denote the distance covered by the object in this time. For ®xed bounds V, A and J, the time Tv 1 Y v 2 and distance xv 1 Y v 2 depend on v 1 and v 2 only. Let 9 v 1 Yv 2 denote the function for which the minimum time is achieved.
As both start and end velocity are uniform, the net increase of the acceleration is zero and hence
This implies that T 1 T 3 and T 2T 1 T 2 , giving v 2 À v 1 JT 2 1 JT 1 T 2 X As vt vT À t v 1 v 2 for all t (0 t T ), the position at time T is equal to
If the maximum acceleration A is reached during the motion, then v 2 À v 1 b A 2 aJ, and
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In case A is not reached, we have v 2 À v 1 A 2 aJ, and
Then,
We conclude that the minimum time needed to change a uniform motion with velocity v 1 into a uniform motion with velocity v 2 equals
The distance covered in the meantime is 
Settling times
Let us consider again the movements of the wafer and the reticle before a scan. With the results from the previous section we can determine the minimum time needed for the reticle to move to the right position and proceed with a scan velocity v scanYr again. However, at the time the desired velocity is reached, the system is unsteady. Some time is required to assure that disturbances and aberrations in the velocity have faded out. This time is called the settling time t r for the reticle. For the same reason, the wafer needs a settling time t wx for the movement in the x-direction and t wy for the y-direction. These settling times are considered to be given parameters, independent of the prior motions. During its settling time the reticle covers a distance s r jt r v scanYr j. Hence, the uniform velocity v scanYr must already be reached at a distance s r ahead of the position from which the scan starts. Analogously, the wafer has to reach v scanYwx at a distance s x jt wx v scanYwx j in the x-direction ahead of the position from which the scan starts. One implication of taking settling times into account is that the distance covered in the motion from chip c i to chip c j i T j with scan directions Dc i and Dc j is in general dierent from the distance covered in the motion from chip c j to chip c i with reversed scan directions. Figure 3 indicates how the presence of settling times leads to asymmetric time distances: after accounting for the distance covered during the settling period, the remaining net distances are not equal anymore.
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Three-dimensional problem
We now consider the problem of determining the actual minimum time between subsequent scans ' and (. Let r be the minimum time in which the reticle can perform its movement between scans ' and (. Analogously, we de®ne wx and wy to be the minimum time required for the wafer to move to the right positions in the x-direction, and the y-direction, respectively. One would expect that the minimum time required between the scans ' and ( would be equal to maxf r Y wx Y wy g. Closer inspection reveals that this is not always true, since the required movement of the wafer cannot always be slowed down arbitrarily. This can be seen as follows.
Consider, for example, the movement of the wafer between two subsequent scans for the special case that both scans are in the positive x-direction and that the distance to be covered by the wafer in the positive x-direction is very small. Suppose that 0``xv scanYwx Y 0 x0Y v scanYwx . The fastest way to perform this motion is to accelerate as fast as possible until the ®rst half of the distance has been covered and apply maximum deceleration during the rest of the motion. Let denote the time required.
If we allow the wafer to move in the positive x-direction only, the slowest way in which the motion can be performed is obtained by ®rst decelerating until a2 is covered and next accelerating as fast as possible during the rest of the motion. Let denote the time for the motion in this scenario. The actual motion can be realized in any time between and .
If we allow the wafer to move in the negative x-direction as well, then distance can be covered even more slowly as follows. First, the wafer moves some time in the positive x-direction, while decelerating. Next, it moves in the negative x-direction, accelerating until a net distance of a2 has been covered. Then, the movement in the negative direction is slowed down, and ®nally the wafer moves in the positive x-direction again. Let denote the minimum time in which such a movement is carried out. The bisection algorithm described in the previous section is used to compute . The movement described here can be slowed down so that it takes a time in the interval Y I.
The set of times in which distance can be covered is the union of intervals Y Y I. Special care has to be taken in case `.
Improvement of strategies
The problem of determining an optimal scan strategy for a given packing P f c i j i 1Y 2Y F F F Y N g can be converted into a generalized asymmetric traveling salesman problem in the following way. We represent every chip c i by two points, v i1 and v i2 , as shown in Figure 4 . If v i1 is visited before v i2 , then chip c i is scanned in the positive x-direction; otherwise it is scanned in the negative x-direction. Let v 01 and v 02 represent the alignment marks, and v N1 the end point of the scan. For reasons of accuracy, the scanning has to start from either one of the alignment marks. Furthermore, after the scanning of the chips has been completed, the wafer has to move to a neutral position. This corresponds to a ®nal move from the last chip scanned, to a ®xed position v N1 , outside of the disc area.
We de®ne a set of vertices V, a set of edges E and a set of arcs A as follows:
The scan problem is now de®ned as follows: ®nd a path of minimum cost in the graph G VY EY A, which starts in v 01 or in v 02 , further visits all vertices of V n fv 01 Y v 02 Y v N 1 g exactly once, ends in v N 1 , and traverses each edge of E. E is referred to as the set of the obligatory edges. The problem described above is a mixed rural postman problem (Orloff, 1974; Benavent et al., 1985) . The problem is tackled in the following way. First, a feasible scan strategy (see Figure 5 ) is created. Many methods exist for doing this (Lawler et al., 1985) . In Figure 6 (a) an algorithm is described for generating a feasible strategy at random. Better feasible paths may be created with the insertion algorithm given in Figure 6 (b), since it uses information about the cost. 
Random Algorithm
Step 0. Choose at random an alignment mark from which to start. Step 1. Generate a random permutation % of f1Y 2Y F F F Y Ng. If % i jY then c j is the ith chip to be scanned.
Step 2. For every chip, choose a scan direction at random.
(a)
Insertion Algorithm
Step 0. Start with a partial path consisting of one arbitrarily chosen alignment mark v 0x , and v N 1 . Set k 1. Step 1. Insert v k1 and v k2 as cheaply as possible, so that the resulting path represents a feasible scan strategy of the chips c 1 Y c 2 Y F F F Y c k .
Step 2. If k`N, set k X k 1 and go to step 1; otherwise stop. (b) Fig. 6 . Two algorithms for generating a feasible path.
The generated feasible paths are subject to local search algorithms (Lawler et al., 1985; Papadimitriou and Steiglitz, 1982) such as iterative improvement based on 2-exchanges (Croes, 1958 ) and 3-exchanges (Lin, 1965) , and a simulated annealing algorithm (Kirkpatrick et al., 1983; Aarts et al., 1988 Aarts et al., , 1989 ) based on 2-exchanges. The algorithms for improving a scan strategy dier from the standard algorithms in the following. First, the obligatory edges E are not eligible for an exchange. Second, in this context a 2-exchange refers to selection of two arcs that leave the current path. By this, the path is split into three parts. These are recombined to a feasible path by visiting the middle part in reverse order. As the distances are not symmetric, such à`2 -exchange'' actually involves the exchange of more than two arcs. Third, in case the ®rst arc of the feasible path is selected for an exchange, it is also possible to just change the starting point of the path (see Figure 7 ).
Results, examples
In this section we consider two characteristic examples. They are characteristic in the sense that the``optimal'' patterns that we found are quite dierent. On the other hand there is a particular similarity. The examples show how the outcome is in¯uenced by the settling times. It turns out that the average travel time between two subsequent scan in the ®nal solution is approximately 0X122, which is about ten times the average settling time. We ®rst describe the results. An explanation is then given in the ®nal section.
Example 1
First, we consider the maximum packing shown in Figure 8 in combination with the settling times t wx t wy t r 0X01. All time distances are given in seconds. The shaded regions in Figure 8 denote chips that are unusable, as they contain the alignment marks.
With the iterative improvement algorithms based on 2-and 3-exchanges, we found the results shown in Table 1. Table 2 gives results obtained by the simulated annealing algorithm. The length of a strategy is given in seconds. All experiments were done on a SparcServer 1000 under operating system Solaris 2.3.
One run of the iterative improvement algorithm based on 2-exchanges took about 0.18 second, while an execution of the algorithm based on 3-exchanges needed about 1.88 seconds. One execution of the simulated annealing algorithm took between 1 and 6 minutes. Several strategies of length 4.270360 were found. One of them is shown in Figure 9 . We see that all three algorithms found this minimum value. Of course, this is merely an indication that the end result is close to optimal. It should not be interpreted as an actual proof.
Strategies for a step-and-scan wafer stepper NT steps : the number of temperature steps tried. TFact: the factor by which the temperature is reduced on every step. nover: the maximum number of exchanges tried at any temperature. nlimit: the maximum number of successful exchanges during one temperature step. 
Example 2
We consider the same optimal packing as in Example 1, but now in combination with the following settling times: t wx 0X05, t wy 0X01, t r 0X005. With the iterative improvement algorithms based on 2-and 3-exchanges, we found the results given in Table 3 . This time an execution of the algorithm based on 2-exchanges took 0.14 second, while the one based on 3-exchanges took 3.47 seconds. A zigzag strategy appears to be favorable here (see Figure 10 ).
Conclusions
We decomposed the problem of ®nding a time-optimal movement strategy for a stepand-scan wafer stepper into three subproblems. The ®rst subproblem was the determination of a maximum packing of a given wafer. The second subproblem was the calculation of the cost (duration) of a given movement strategy. For this, it was
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